zynq ultrascale双核逻辑测试工程

ZYNQ UltraScale 硬件平台 vivado 2018.1开发平台 实现裸机双核系统双串口独立运行打印helloworld！

// （c） Copyright 1995-2018 Xilinx Inc. All rights reserved.
// 
// This file contains confidential and proprietary information
// of Xilinx Inc. and is protected under U.S. and
// international copyright and other intellectual property
// laws.
// 
// DISCLAIMER
// This disclaimer is not a license and does not grant any
// rights to the materials distributed herewith. Except as
// otherwise provided in a valid license issued to you by
// Xilinx and to the maximum extent permitted by applicable
// law: （1） THESE MATERIALS ARE MADE AVAILABLE “AS IS“ AND
// WITH ALL FAULTS AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
// AND CONDITIONS EXPRESS IMPLIED OR STATUTORY INCLUDING
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY NON-
// INFRINGEMENT OR FITNESS FOR ANY PARTICULAR PURPOSE; and
// （2） Xilinx shall not be liable （whether in contract or tort
// including negligence or under any other theory of
// liability） for any loss or damage of any kind or nature
// related to arising under or in connection with these
// materials including for any direct or any indirect
// special incidental or consequential loss or damage
// （including loss of data profits goodwill or any type of
// loss or damage suffered as a result of any action brought
// by a third party） even if such damage or loss was
// reasonably foreseeable or Xilinx had been advised of the
// possibility of the same.
// 
// CRITICAL APPLICATIONS
// Xilinx products are not designed or intended to be fail-
// safe or for use in any application requiring fail-safe
// performance such as life-support or safety devices or
// systems Class III medical devices nuclear facilities
// applications related to the deployment of airbags or any
// other applications that could lead to death personal
// injury or severe property or environmental damage
// （individually and collectively “Critical
// Applications“）. Customer assumes the sole risk and
// liability of any use of Xilinx products in Critical
// Applications subject only to applicable laws and
// regulations governing limitations on product liability.
// 
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
// PART OF THIS FILE AT ALL TIMES.
// 
// DO NOT MODIFY THIS FILE.

#include “design_1_zynq_ultra_ps_e_0_0.h“

#include “zynq_ultra_ps_e_tlm.h“

#include 

 属性            大小     日期    时间   名称
----------- ---------  ---------- -----  ----

     文件    7972680  2018-12-05 18:23  double_core_test\BOOT.bin

     文件    7972680  2018-12-05 19:59  double_core_test\BOOT1.bin

     文件        512  2018-12-05 18:23  double_core_test\cpu0.bif

     文件        512  2018-12-05 19:59  double_core_test\cpu1.bif

     文件     228808  2018-12-05 15:05  double_core_test\double_core_test.cache\ip\2018.1\5b2450b925385df2\5b2450b925385df2.xci

     文件     381064  2018-12-05 15:05  double_core_test\double_core_test.cache\ip\2018.1\5b2450b925385df2\design_1_zynq_ultra_ps_e_0_0.dcp

     文件     414700  2018-12-05 15:05  double_core_test\double_core_test.cache\ip\2018.1\5b2450b925385df2\design_1_zynq_ultra_ps_e_0_0_sim_netlist.v

     文件     419885  2018-12-05 15:05  double_core_test\double_core_test.cache\ip\2018.1\5b2450b925385df2\design_1_zynq_ultra_ps_e_0_0_sim_netlist.vhdl

     文件       1480  2018-12-05 15:05  double_core_test\double_core_test.cache\ip\2018.1\5b2450b925385df2\design_1_zynq_ultra_ps_e_0_0_stub.v

     文件       1555  2018-12-05 15:05  double_core_test\double_core_test.cache\ip\2018.1\5b2450b925385df2\design_1_zynq_ultra_ps_e_0_0_stub.vhdl

     文件      43872  2018-12-05 15:05  double_core_test\double_core_test.cache\ip\2018.1\5b2450b925385df2.logs\runme.log

     文件     228670  2018-12-05 14:44  double_core_test\double_core_test.cache\ip\2018.1\79a537e3495ed416\79a537e3495ed416.xci

     文件     380391  2018-12-05 14:44  double_core_test\double_core_test.cache\ip\2018.1\79a537e3495ed416\design_1_zynq_ultra_ps_e_0_0.dcp

     文件     414053  2018-12-05 14:44  double_core_test\double_core_test.cache\ip\2018.1\79a537e3495ed416\design_1_zynq_ultra_ps_e_0_0_sim_netlist.v

     文件     419127  2018-12-05 14:44  double_core_test\double_core_test.cache\ip\2018.1\79a537e3495ed416\design_1_zynq_ultra_ps_e_0_0_sim_netlist.vhdl

     文件       1395  2018-12-05 14:44  double_core_test\double_core_test.cache\ip\2018.1\79a537e3495ed416\design_1_zynq_ultra_ps_e_0_0_stub.v

     文件       1473  2018-12-05 14:44  double_core_test\double_core_test.cache\ip\2018.1\79a537e3495ed416\design_1_zynq_ultra_ps_e_0_0_stub.vhdl

     文件      43872  2018-12-05 14:44  double_core_test\double_core_test.cache\ip\2018.1\79a537e3495ed416.logs\runme.log

     文件     228804  2018-12-05 15:53  double_core_test\double_core_test.cache\ip\2018.1\a0c0ec5c84e26660\a0c0ec5c84e26660.xci

     文件     381078  2018-12-05 15:53  double_core_test\double_core_test.cache\ip\2018.1\a0c0ec5c84e26660\design_1_zynq_ultra_ps_e_0_0.dcp

     文件     414702  2018-12-05 15:53  double_core_test\double_core_test.cache\ip\2018.1\a0c0ec5c84e26660\design_1_zynq_ultra_ps_e_0_0_sim_netlist.v

     文件     419887  2018-12-05 15:53  double_core_test\double_core_test.cache\ip\2018.1\a0c0ec5c84e26660\design_1_zynq_ultra_ps_e_0_0_sim_netlist.vhdl

     文件       1480  2018-12-05 15:53  double_core_test\double_core_test.cache\ip\2018.1\a0c0ec5c84e26660\design_1_zynq_ultra_ps_e_0_0_stub.v

     文件       1555  2018-12-05 15:53  double_core_test\double_core_test.cache\ip\2018.1\a0c0ec5c84e26660\design_1_zynq_ultra_ps_e_0_0_stub.vhdl

     文件      43872  2018-12-05 15:53  double_core_test\double_core_test.cache\ip\2018.1\a0c0ec5c84e26660.logs\runme.log

     文件       7481  2018-12-05 17:00  double_core_test\double_core_test.cache\wt\gui_handlers.wdf

     文件       2396  2018-12-05 17:00  double_core_test\double_core_test.cache\wt\java_command_handlers.wdf

     文件        121  2018-12-05 17:10  double_core_test\double_core_test.cache\wt\project.wpc

     文件       5417  2018-12-05 17:03  double_core_test\double_core_test.cache\wt\synthesis.wdf

     文件        100  2018-12-05 17:02  double_core_test\double_core_test.cache\wt\synthesis_details.wdf

............此处省略1971个文件信息