资源简介
FPGA等精度测频法 ISE下verilog实现
代码片段和文件信息
/**********************************************************************/
/* ____ ____ */
/* / /\/ / */
/* /___/ \ / */
/* \ \ \/ */
/* \ \ Copyright (c) 2003-2009 Xilinx Inc. */
/* / / All Right Reserved. */
/* /---/ /\ */
/* \ \ / \ */
/* \___\/\___\ */
/***********************************************************************/
/* This file is designed for use with ISim build 0x7dea747 */
#define XSI_HIDE_SYMBOL_SPEC true
#include “xsi.h“
#include
#ifdef __GNUC__
#include
#else
#include
#define alloca _alloca
#endif
static const char *ng0 = “F:/XilinxForW7/ISE_DS/ISE/verilog/src/glbl.v“;
static unsigned int ng1[] = {1U 0U};
static unsigned int ng2[] = {0U 0U};
static void NetDecl_15_0(char *t0)
{
char *t1;
char *t2;
char *t3;
char *t4;
char *t5;
char *t6;
char *t7;
unsigned int t8;
unsigned int t9;
char *t10;
unsigned int t11;
unsigned int t12;
char *t13;
unsigned int t14;
unsigned int t15;
char *t16;
LAB0: t1 = (t0 + 6640U);
t2 = *((char **)t1);
if (t2 == 0)
goto LAB2;
LAB3: goto *t2;
LAB2: xsi_set_current_line(15 ng0);
t2 = (t0 + 1960U);
t3 = *((char **)t2);
t2 = (t0 + 8328);
t4 = (t2 + 56U);
t5 = *((char **)t4);
t6 = (t5 + 56U);
t7 = *((char **)t6);
memset(t7 0 8);
t8 = 1U;
t9 = t8;
t10 = (t3 + 4);
t11 = *((unsigned int *)t3);
t8 = (t8 & t11);
t12 = *((unsigned int *)t10);
t9 = (t9 & t12);
t13 = (t7 + 4);
t14 = *((unsigned int *)t7);
*((unsigned int *)t7) = (t14 | t8);
t15 = *((unsigned int *)t13);
*((unsigned int *)t13) = (t15 | t9);
xsi_driver_vfirst_trans(t2 0 0U);
t16 = (t0 + 8200);
*((int *)t16) = 1;
LAB1: return;
}
static void Cont_44_1(char *t0)
{
char *t1;
char *t2;
char *t3;
char *t4;
char *t5;
char *t6;
char *t7;
char *t8;
char *t9;
unsigned int t10;
unsigned int t11;
char *t12;
unsigned int t13;
unsigned int t14;
char *t15;
unsigned int t16;
unsigned int t17;
char *t18;
LAB0: t1 = (t0 + 6888U);
t2 = *((char **)t1);
if (t2 == 0)
goto LAB2;
LAB3: goto *t2;
LAB2: xsi_set_current_line(44 ng0);
t2 = (t0 + 3320);
t3 = (t2 + 56U);
t4 = *((char **)t3);
t5 = (t0 + 8392);
t6 = (t5 + 56U);
t7 = *((char **)t6);
t8
属性 大小 日期 时间 名称
----------- --------- ---------- ----- ----
目录 0 2013-08-04 15:31 Frequency\
文件 23 2013-07-26 12:08 Frequency\fmout.ucf
文件 531 2013-07-26 11:50 Frequency\fmout.v
文件 6074 2013-07-26 12:09 Frequency\fmout_envsettings.html
文件 4051 2013-07-26 14:17 Frequency\fmout_summary.html
文件 45 2013-07-26 12:16 Frequency\fre.ucf
文件 17093 2013-08-04 15:32 Frequency\Frequency.gise
文件 33137 2013-07-27 15:22 Frequency\Frequency.xise
文件 991 2013-07-27 12:15 Frequency\fuse.log
目录 0 2013-07-26 10:59 Frequency\ipcore_dir\
目录 0 2013-07-26 10:59 Frequency\iseconfig\
文件 8758 2013-08-04 15:32 Frequency\iseconfig\Frequency.projectmgr
文件 20745 2013-08-04 15:31 Frequency\iseconfig\pregate.xreport
目录 0 2013-07-27 12:15 Frequency\isim\
文件 44 2013-07-27 12:15 Frequency\isim.cmd
文件 444 2013-07-27 12:19 Frequency\isim.log
文件 1672 2013-07-27 12:18 Frequency\isim\isim_usage_statistics.html
目录 0 2013-07-27 12:14 Frequency\isim\pregate_isim_beh.exe.sim\
文件 0 2013-07-27 12:14 Frequency\isim\pregate_isim_beh.exe.sim\isimcrash.log
文件 4636 2013-07-27 12:14 Frequency\isim\pregate_isim_beh.exe.sim\ISimEngine-DesignHierarchy1.dbg
文件 560 2013-07-27 12:14 Frequency\isim\pregate_isim_beh.exe.sim\isimkernel.log
文件 1035776 2010-06-22 13:12 Frequency\isim\pregate_isim_beh.exe.sim\libPortability.dll
文件 172 2013-07-27 12:14 Frequency\isim\pregate_isim_beh.exe.sim\netId1.dat
文件 119851 2013-07-27 12:14 Frequency\isim\pregate_isim_beh.exe.sim\pregate_isim_beh.exe
目录 0 2013-07-27 12:14 Frequency\isim\pregate_isim_beh.exe.sim\tmp_save\
文件 2723 2013-07-27 12:14 Frequency\isim\pregate_isim_beh.exe.sim\tmp_save\_1
目录 0 2013-07-27 12:14 Frequency\isim\pregate_isim_beh.exe.sim\work\
文件 7960 2013-07-27 12:14 Frequency\isim\pregate_isim_beh.exe.sim\work\m_00000000002013452923_2073120511.c
文件 5320 2013-07-27 12:14 Frequency\isim\pregate_isim_beh.exe.sim\work\m_00000000002013452923_2073120511.didat
文件 2810 2013-07-27 12:14 Frequency\isim\pregate_isim_beh.exe.sim\work\m_00000000002013452923_2073120511.nt64.obj
文件 20634 2013-07-27 12:14 Frequency\isim\pregate_isim_beh.exe.sim\work\m_00000000003103125131_2811821530.c
............此处省略131个文件信息
- 上一篇:基于单片机控制的开关电源论文资料
- 下一篇:BCM 56XX SDK 编程手册
相关资源
- 基于OpenCL并行加速算法研究及其FPGA实
- 基于FPGA的串行通信实现与CRC校验 毕
- 基于VHDL十位奇偶校验器的设计
- 基于FPGA的出租车计价器设计
- 基于FPGA的DDS任意波形发生器
- 16位定点FFT-DSP的FPGA实现
- xilinx_fpga_7系列 Altium library
- VHDL实验6 双向移位寄存器(完整版)
- _4_DQPSK调制解调技术研究及FPGA实现
- 基于altera FPGA 的 UART IP核
- Gardner算法FPGA开发工程
- Verilog 语言经典入门书籍 夏宇闻编写
- verilog冒泡排序算法
- 基于FPGA的数字频率计ISE工程
- fpga驱动1602显示字符
- 国外CPU_GPU_FPGA性能测试比较结果
- 基于FPGA的8点流水线型FFT变换
- FPGA信号源设计
- 基于fpga的ask的调制与解调
- 黑金科技的FPGA 控制DS18B20并用数码管
- isplever培训教程
- 贪吃蛇源码verilog
- 基于FPGA的超声波测距系统
- 频信号分析仪的FPGA源码[1]
- 基于fpga的dds可调频1-20MHZ,调幅,调相
- FPGA implementations of neural networks
- Xilinx FPGA高级设计及应用
- OV7670摄像头全套源码包括上位机,下
- Xilinx FPGA的EMIF使用例程
- FPGA中Verilog语言实现生成三角波
评论
共有 条评论