资源简介
调用Vivado的FIR Compiler IP核完成FIR滤波,含testbench与仿真,仿真结果优秀;具体说明可参考本人博客。CSDN博客搜索:FPGADesigner
代码片段和文件信息
//-----------------------------------------------------------------------------
// (c) Copyright 2014 Xilinx Inc. All rights reserved.
//
// This file contains confidential and proprietary information
// of Xilinx Inc. and is protected under U.S. and
// international copyright and other intellectual property
// laws.
//
// DISCLAIMER
// This disclaimer is not a license and does not grant any
// rights to the materials distributed herewith. Except as
// otherwise provided in a valid license issued to you by
// Xilinx and to the maximum extent permitted by applicable
// law: (1) THESE MATERIALS ARE MADE AVAILABLE “AS IS“ AND
// WITH ALL FAULTS AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
// AND CONDITIONS EXPRESS IMPLIED OR STATUTORY INCLUDING
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY NON-
// INFRINGEMENT OR FITNESS FOR ANY PARTICULAR PURPOSE; and
// (2) Xilinx shall not be liable (whether in contract or tort
// including negligence or under any other theory of
// liability) for any loss or damage of any kind or nature
// related to arising under or in connection with these
// materials including for any direct or any indirect
// special incidental or consequential loss or damage
// (including loss of data profits goodwill or any type of
// loss or damage suffered as a result of any action brought
// by a third party) even if such damage or loss was
// reasonably foreseeable or Xilinx had been advised of the
// possibility of the same.
//
// CRITICAL APPLICATIONS
// Xilinx products are not designed or intended to be fail-
// safe or for use in any application requiring fail-safe
// performance such as life-support or safety devices or
// systems Class III medical devices nuclear facilities
// applications related to the deployment of airbags or any
// other applications that could lead to death personal
// injury or severe property or environmental damage
// (individually and collectively “Critical
// Applications“). Customer assumes the sole risk and
// liability of any use of Xilinx products in Critical
// Applications subject only to applicable laws and
// regulations governing limitations on product liability.
//
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
// PART OF THIS FILE AT ALL TIMES.
//-----------------------------------------------------------------------------
// C testbench for the “fir“ instance
// o Basic C testbench based on the run_bitacc_cmodel.c smoke test program
// included in the C model zip files. Please refer run_bitacc_cmodel.c
// for further examples of how to use the FIR Compiler C model.
// o Unzip the appropriate platform specifc zip file and use the following example
// command line to compile and link this TB:
// gcc -x c++ -I. -L. -lIp_fir_compiler_v7_2_8_bitacc_cmodel -Wl-rpath. -o tb_fir tb_fir.c
#include
#include “fir_compiler_v7_2_bitacc_cmodel.h“
#include “fir.h“
//-----------------
属性 大小 日期 时间 名称
----------- --------- ---------- ----- ----
目录 0 2017-06-16 01:21 @fir_compiler_v7_2_bitacc\
文件 4358 2017-06-16 01:21 @fir_compiler_v7_2_bitacc\fir_compiler_v7_2_bitacc.m
文件 2800 2017-06-16 01:21 @fir_compiler_v7_2_bitacc\display.m
文件 2860 2017-06-16 01:21 @fir_compiler_v7_2_bitacc\config_send.m
文件 2765 2017-06-16 01:21 @fir_compiler_v7_2_bitacc\reload_send.m
文件 2663 2017-06-16 01:21 @fir_compiler_v7_2_bitacc\get_version.m
文件 3143 2017-06-16 01:21 @fir_compiler_v7_2_bitacc\filter.m
文件 2671 2017-06-16 01:21 @fir_compiler_v7_2_bitacc\get_configuration.m
文件 2674 2017-06-16 01:21 @fir_compiler_v7_2_bitacc\reset.m
文件 19347 2017-06-16 01:21 fir_compiler_v7_2_bitacc_cmodel.h
文件 39804 2017-06-16 01:21 fir_compiler_v7_2_bitacc_mex.cpp
文件 95628 2017-06-16 01:21 gmp.h
文件 1559040 2017-06-16 01:21 libIp_fir_compiler_v7_2_bitacc_cmodel.dll
文件 40764 2017-06-16 01:21 libIp_fir_compiler_v7_2_bitacc_cmodel.lib
文件 607744 2017-06-16 01:21 libgmp.dll
文件 115378 2017-06-16 01:21 libgmp.lib
文件 4935 2017-06-16 01:21 make_fir_compiler_v7_2_mex.m
文件 35670 2017-06-16 01:21 run_bitacc_cmodel.c
文件 11905 2017-06-16 01:21 run_fir_compiler_v7_2_mex.m
文件 13540 2017-06-16 01:21 xip_common_bitacc_cmodel.h
文件 3720 2017-06-16 01:21 xip_mpz_bitacc_cmodel.h
相关资源
- 基于FPGA的拔河游戏设计
- ov5640摄像头VGA显示
- 针对正弦余弦计算的CORDIC算法优化及
- 基于FPGA技术的8位模型机设计与实现
- fpga_lvds小结
- FPGA驱动ov7670摄像头
- FPGA+DSP的高速AD采集处理开发详解.pd
- SDRAM的MOdelsim仿真
- 正点原子FPGA静态时序分析与时序约束
- FPGA\“打字机\“ (VGA & UART)
- FPGA驱动摄像头采集图像实现LCD显示
- FIR数字滤波器的设计
- HTPA 32x32d L2.1_0.8 (Hi)S Rev2 Datasheet.
- 基于FPGA的智能小车系统
- 基于fpga的dds信号发生器设计200680
- 基于FPGA汉明编解码
- AMI刷新工具 AMIBIOS8_AMI_Firmware_Update_U
- FPGA数字信号处理六直接型IIR滤波器
- FPGA数字信号处理四Quartus FIR IP核实现
- FPGA数字信号处理三串行FIR滤波器Ver
- Verilog编写矩阵键盘,含有消抖,模拟
- FPGA VGA显示图片
- FPGA+USB68013+SLAVEFIFO+SDRAM+FIFO
- Kintex MK7325FA开发板硬件使用手册2018
-
A+first+course+in+databa
se+systems 数据库系 - 基于FPGA的彩色图片VGA显示
- 基于FPGA的灰度图中值滤波
- 基于FPGA的彩色图片转灰度实现
- 本人花了300块钱购买的图像处理教程
- FPGA简易钢琴设计
评论
共有 条评论