资源简介
Xilinx AXI 验证 IP (VIP)作为AXI4-lite master 仿真验证AXI4-lite slave。样例工程。
代码片段和文件信息
属性 大小 日期 时间 名称
----------- --------- ---------- ----- ----
目录 0 2019-05-09 10:48 vip_demo\
目录 0 2019-05-09 10:48 vip_demo\vip_demo.srcs\
目录 0 2019-05-09 10:48 vip_demo\vip_demo.srcs\sim_1\
目录 0 2019-05-09 10:48 vip_demo\vip_demo.srcs\sim_1\new\
文件 2505 2019-05-09 10:24 vip_demo\vip_demo.srcs\sim_1\new\vip_tb.sv
目录 0 2019-05-09 10:48 vip_demo\vip_demo.srcs\sources_1\
目录 0 2019-05-09 10:48 vip_demo\vip_demo.srcs\sources_1\bd\
目录 0 2019-05-09 10:48 vip_demo\vip_demo.srcs\sources_1\bd\design_1\
文件 4036 2019-05-09 10:19 vip_demo\vip_demo.srcs\sources_1\bd\design_1\design_1.bd
文件 5215 2019-05-09 10:19 vip_demo\vip_demo.srcs\sources_1\bd\design_1\design_1.bxml
文件 107575 2019-05-09 10:21 vip_demo\vip_demo.srcs\sources_1\bd\design_1\design_1.dcp
文件 606 2019-05-09 10:19 vip_demo\vip_demo.srcs\sources_1\bd\design_1\design_1_ooc.xdc
文件 106564 2019-05-09 10:21 vip_demo\vip_demo.srcs\sources_1\bd\design_1\design_1_sim_netlist.v
文件 132303 2019-05-09 10:21 vip_demo\vip_demo.srcs\sources_1\bd\design_1\design_1_sim_netlist.vhdl
文件 1161 2019-05-09 10:21 vip_demo\vip_demo.srcs\sources_1\bd\design_1\design_1_stub.v
文件 1124 2019-05-09 10:21 vip_demo\vip_demo.srcs\sources_1\bd\design_1\design_1_stub.vhdl
目录 0 2019-05-09 10:48 vip_demo\vip_demo.srcs\sources_1\bd\design_1\hdl\
文件 770 2019-05-09 10:19 vip_demo\vip_demo.srcs\sources_1\bd\design_1\hdl\design_1_wrapper.v
目录 0 2019-05-09 10:48 vip_demo\vip_demo.srcs\sources_1\bd\design_1\hw_handoff\
文件 60975 2019-05-09 10:19 vip_demo\vip_demo.srcs\sources_1\bd\design_1\hw_handoff\design_1.hwh
文件 8367 2019-05-09 10:19 vip_demo\vip_demo.srcs\sources_1\bd\design_1\hw_handoff\design_1_bd.tcl
目录 0 2019-05-09 10:48 vip_demo\vip_demo.srcs\sources_1\bd\design_1\ip\
目录 0 2019-05-09 10:48 vip_demo\vip_demo.srcs\sources_1\bd\design_1\ip\design_1_axi_bram_ctrl_0_0\
文件 24611 2019-05-09 10:19 vip_demo\vip_demo.srcs\sources_1\bd\design_1\ip\design_1_axi_bram_ctrl_0_0\design_1_axi_bram_ctrl_0_0.xci
文件 197903 2019-05-09 10:19 vip_demo\vip_demo.srcs\sources_1\bd\design_1\ip\design_1_axi_bram_ctrl_0_0\design_1_axi_bram_ctrl_0_0.xml
目录 0 2019-05-09 10:48 vip_demo\vip_demo.srcs\sources_1\bd\design_1\ip\design_1_axi_bram_ctrl_0_0\sim\
文件 16173 2019-05-09 10:19 vip_demo\vip_demo.srcs\sources_1\bd\design_1\ip\design_1_axi_bram_ctrl_0_0\sim\design_1_axi_bram_ctrl_0_0.vhd
目录 0 2019-05-09 10:48 vip_demo\vip_demo.srcs\sources_1\bd\design_1\ip\design_1_axi_bram_ctrl_0_0\synth\
文件 17227 2019-05-09 10:19 vip_demo\vip_demo.srcs\sources_1\bd\design_1\ip\design_1_axi_bram_ctrl_0_0\synth\design_1_axi_bram_ctrl_0_0.vhd
目录 0 2019-05-09 10:48 vip_demo\vip_demo.srcs\sources_1\bd\design_1\ip\design_1_axi_bram_ctrl_0_bram_0\
文件 37527 2019-05-09 10:19 vip_demo\vip_demo.srcs\sources_1\bd\design_1\ip\design_1_axi_bram_ctrl_0_bram_0\design_1_axi_bram_ctrl_0_bram_0.xci
............此处省略45个文件信息
----------- --------- ---------- ----- ----
目录 0 2019-05-09 10:48 vip_demo\
目录 0 2019-05-09 10:48 vip_demo\vip_demo.srcs\
目录 0 2019-05-09 10:48 vip_demo\vip_demo.srcs\sim_1\
目录 0 2019-05-09 10:48 vip_demo\vip_demo.srcs\sim_1\new\
文件 2505 2019-05-09 10:24 vip_demo\vip_demo.srcs\sim_1\new\vip_tb.sv
目录 0 2019-05-09 10:48 vip_demo\vip_demo.srcs\sources_1\
目录 0 2019-05-09 10:48 vip_demo\vip_demo.srcs\sources_1\bd\
目录 0 2019-05-09 10:48 vip_demo\vip_demo.srcs\sources_1\bd\design_1\
文件 4036 2019-05-09 10:19 vip_demo\vip_demo.srcs\sources_1\bd\design_1\design_1.bd
文件 5215 2019-05-09 10:19 vip_demo\vip_demo.srcs\sources_1\bd\design_1\design_1.bxm
文件 107575 2019-05-09 10:21 vip_demo\vip_demo.srcs\sources_1\bd\design_1\design_1.dcp
文件 606 2019-05-09 10:19 vip_demo\vip_demo.srcs\sources_1\bd\design_1\design_1_ooc.xdc
文件 106564 2019-05-09 10:21 vip_demo\vip_demo.srcs\sources_1\bd\design_1\design_1_sim_netlist.v
文件 132303 2019-05-09 10:21 vip_demo\vip_demo.srcs\sources_1\bd\design_1\design_1_sim_netlist.vhdl
文件 1161 2019-05-09 10:21 vip_demo\vip_demo.srcs\sources_1\bd\design_1\design_1_stub.v
文件 1124 2019-05-09 10:21 vip_demo\vip_demo.srcs\sources_1\bd\design_1\design_1_stub.vhdl
目录 0 2019-05-09 10:48 vip_demo\vip_demo.srcs\sources_1\bd\design_1\hdl\
文件 770 2019-05-09 10:19 vip_demo\vip_demo.srcs\sources_1\bd\design_1\hdl\design_1_wrapper.v
目录 0 2019-05-09 10:48 vip_demo\vip_demo.srcs\sources_1\bd\design_1\hw_handoff\
文件 60975 2019-05-09 10:19 vip_demo\vip_demo.srcs\sources_1\bd\design_1\hw_handoff\design_1.hwh
文件 8367 2019-05-09 10:19 vip_demo\vip_demo.srcs\sources_1\bd\design_1\hw_handoff\design_1_bd.tcl
目录 0 2019-05-09 10:48 vip_demo\vip_demo.srcs\sources_1\bd\design_1\ip\
目录 0 2019-05-09 10:48 vip_demo\vip_demo.srcs\sources_1\bd\design_1\ip\design_1_axi_bram_ctrl_0_0\
文件 24611 2019-05-09 10:19 vip_demo\vip_demo.srcs\sources_1\bd\design_1\ip\design_1_axi_bram_ctrl_0_0\design_1_axi_bram_ctrl_0_0.xci
文件 197903 2019-05-09 10:19 vip_demo\vip_demo.srcs\sources_1\bd\design_1\ip\design_1_axi_bram_ctrl_0_0\design_1_axi_bram_ctrl_0_0.xm
目录 0 2019-05-09 10:48 vip_demo\vip_demo.srcs\sources_1\bd\design_1\ip\design_1_axi_bram_ctrl_0_0\sim\
文件 16173 2019-05-09 10:19 vip_demo\vip_demo.srcs\sources_1\bd\design_1\ip\design_1_axi_bram_ctrl_0_0\sim\design_1_axi_bram_ctrl_0_0.vhd
目录 0 2019-05-09 10:48 vip_demo\vip_demo.srcs\sources_1\bd\design_1\ip\design_1_axi_bram_ctrl_0_0\synth\
文件 17227 2019-05-09 10:19 vip_demo\vip_demo.srcs\sources_1\bd\design_1\ip\design_1_axi_bram_ctrl_0_0\synth\design_1_axi_bram_ctrl_0_0.vhd
目录 0 2019-05-09 10:48 vip_demo\vip_demo.srcs\sources_1\bd\design_1\ip\design_1_axi_bram_ctrl_0_bram_0\
文件 37527 2019-05-09 10:19 vip_demo\vip_demo.srcs\sources_1\bd\design_1\ip\design_1_axi_bram_ctrl_0_bram_0\design_1_axi_bram_ctrl_0_bram_0.xci
............此处省略45个文件信息
- 上一篇:《电商运营百科全书》电子版
- 下一篇:R语言数据可视化.pdf
相关资源
- micro cap9 安装包,破解即可用
- 仿真telnet
- verilog书籍
- 颗粒系统的离散元素法分析仿真_-胡国
- 2019全国大学生电子设计竞赛综合测评
- 山外DAP仿真器全部资料含驱动
- ANSYS Workbench 14.0建模仿真技术及详解
- PROTEUS电子电路设计及仿真
- Vivado2017.4平台下简单波形代码
- 现代雷达电子战系统建模与仿真.pdf
- 二级减速器全套solidworks图及仿真模拟
- Maxwell仿真
- ANSYS动力学仿真官方教材.zip
- maxwell 仿真永磁电机教程
- HFSS电磁仿真设计应用详解高清晰版本
- 基于VerilogHDL的通信系统设计
- 锁相环设计、仿真与应用第5版
- X-HDL 4.2.1
- Multisim仿真200个电路仿真文件
- 基于51单片机的数字温度计+源代码+仿
- 基于FPGA的DDS信号发生器设计频率、幅
- 基于Basys3与Vivado的数字逻辑Verilog 实验
- verilog 音乐演奏.zip
- S7-PLCSIM V5.4 (附授权工具)
- hyperlynx 仿真DDRx最详细的工具书
- 系统可靠性和风险分析的蒙特卡洛仿
- 51单片机ADC0804程序1602显示带仿真
- 扩频通信系统实用仿真技术++赵刚主编
- 系统建模与仿真 张晓华主编 课件完
- 雷达电波传播效应仿真
评论
共有 条评论