-
大小: 19.71MB文件类型: .rar金币: 1下载: 0 次发布日期: 2023-07-03
- 语言: 其他
- 标签: Xilinx FPGA MicroBlaze SDK
资源简介
开发工具:Vivado2014.4 开发平台:Basys3开发板 功能:运行tcl文件生成vivado工程,导出到SDK,运行,实现串口打印
代码片段和文件信息
/******************************************************************************
*
* Copyright (C) 2009 - 2014 Xilinx Inc. All rights reserved.
*
* Permission is hereby granted free of charge to any person obtaining a copy
* of this software and associated documentation files (the “Software“) to deal
* in the Software without restriction including without limitation the rights
* to use copy modify merge publish distribute sublicense and/or sell
* copies of the Software and to permit persons to whom the Software is
* furnished to do so subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* Use of the Software is limited solely to applications:
* (a) running on a Xilinx device or
* (b) that interact with a Xilinx device through a bus or interconnect.
*
* THE SOFTWARE IS PROVIDED “AS IS“ WITHOUT WARRANTY OF ANY KIND EXPRESS OR
* IMPLIED INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
* XILINX CONSORTIUM BE LIABLE FOR ANY CLAIM DAMAGES OR OTHER LIABILITY
* WHETHER IN AN ACTION OF CONTRACT TORT OR OTHERWISE ARISING FROM OUT OF
* OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
* SOFTWARE.
*
* Except as contained in this notice the name of the Xilinx shall not be used
* in advertising or otherwise to promote the sale use or other dealings in
* this Software without prior written authorization from Xilinx.
*
******************************************************************************/
/*
* helloworld.c: simple test application
*
* This application configures UART 16550 to baud rate 9600.
* PS7 UART (Zynq) is not initialized by this application since
* bootrom/bsp configures it to baud rate 115200
*
* ------------------------------------------------
* | UART TYPE BAUD RATE |
* ------------------------------------------------
* uartns550 9600
* uartlite Configurable only in HW design
* ps7_uart 115200 (configured by bootrom/bsp)
*/
#include
#include “platform.h“
void print(char *str);
int main()
{
init_platform();
print(“Hello World\n\r“);
cleanup_platform();
return 0;
}
属性 大小 日期 时间 名称
----------- --------- ---------- ----- ----
文件 898 2015-03-05 09:40 MB_Uart\readme.txt
文件 2192124 2015-03-05 08:53 MB_Uart\Ready_for_download\B3_MB_Uart_download.bit
文件 4063 2015-02-10 18:54 MB_Uart\Src\Constraint\B3_MB_uart.xdc
文件 2344 2015-01-30 22:35 MB_Uart\Src\C_source\helloworld.c
文件 6761 2015-03-05 08:50 MB_Uart\Src\prj\MB_Uart.xpr
文件 3286 2015-03-05 08:47 MB_Uart\Src\prj\MB_Uart.cache\wt\synthesis.wdf
文件 100 2015-03-05 08:46 MB_Uart\Src\prj\MB_Uart.cache\wt\synthesis_details.wdf
文件 1309 2015-03-06 23:24 MB_Uart\Src\prj\MB_Uart.cache\wt\webtalk_pa.xm
文件 230 2015-03-05 08:43 MB_Uart\Src\prj\MB_Uart.runs\.jobs\vrs_config_1.xm
文件 247 2015-03-05 08:47 MB_Uart\Src\prj\MB_Uart.runs\.jobs\vrs_config_2.xm
文件 170 2015-03-05 08:47 MB_Uart\Src\prj\MB_Uart.runs\impl_1\.init_design.begin.rst
文件 0 2015-03-05 08:47 MB_Uart\Src\prj\MB_Uart.runs\impl_1\.init_design.end.rst
文件 170 2015-03-05 08:47 MB_Uart\Src\prj\MB_Uart.runs\impl_1\.opt_design.begin.rst
文件 0 2015-03-05 08:48 MB_Uart\Src\prj\MB_Uart.runs\impl_1\.opt_design.end.rst
文件 170 2015-03-05 08:48 MB_Uart\Src\prj\MB_Uart.runs\impl_1\.place_design.begin.rst
文件 0 2015-03-05 08:48 MB_Uart\Src\prj\MB_Uart.runs\impl_1\.place_design.end.rst
文件 170 2015-03-05 08:48 MB_Uart\Src\prj\MB_Uart.runs\impl_1\.route_design.begin.rst
文件 0 2015-03-05 08:48 MB_Uart\Src\prj\MB_Uart.runs\impl_1\.route_design.end.rst
文件 169 2015-03-05 08:47 MB_Uart\Src\prj\MB_Uart.runs\impl_1\.vivado.begin.rst
文件 0 2015-03-05 08:49 MB_Uart\Src\prj\MB_Uart.runs\impl_1\.vivado.end.rst
文件 0 2015-03-05 08:47 MB_Uart\Src\prj\MB_Uart.runs\impl_1\.Vivado_Implementation.queue.rst
文件 170 2015-03-05 08:48 MB_Uart\Src\prj\MB_Uart.runs\impl_1\.write_bitstream.begin.rst
文件 0 2015-03-05 08:49 MB_Uart\Src\prj\MB_Uart.runs\impl_1\.write_bitstream.end.rst
文件 2192124 2015-03-05 08:49 MB_Uart\Src\prj\MB_Uart.runs\impl_1\design_1_wrapper.bit
文件 844 2015-03-05 08:48 MB_Uart\Src\prj\MB_Uart.runs\impl_1\design_1_wrapper.mmi
文件 76026 2015-03-05 08:49 MB_Uart\Src\prj\MB_Uart.runs\impl_1\design_1_wrapper.sysdef
文件 9661 2015-03-05 08:47 MB_Uart\Src\prj\MB_Uart.runs\impl_1\design_1_wrapper.tcl
文件 62965 2015-03-05 08:49 MB_Uart\Src\prj\MB_Uart.runs\impl_1\design_1_wrapper.vdi
文件 1621 2015-03-05 08:48 MB_Uart\Src\prj\MB_Uart.runs\impl_1\design_1_wrapper_bd.bmm
文件 16257 2015-03-05 08:48 MB_Uart\Src\prj\MB_Uart.runs\impl_1\design_1_wrapper_clock_utilization_placed.rpt
............此处省略638个文件信息
- 上一篇:小生我怕怕OD 用过的都知道
- 下一篇:时间轴相册浮动头部
相关资源
- ov5640摄像头图像采集显示系统
- Design Recipes for FPGAs Using Verilog and VHD
- RS485 Verilog通信程序及开发资料
- 基于FPGA的矩阵乘法器
- 《基于Altera FPGA CPLD 的电子系统设计及
- Verilog数字系统设计教程[夏宇闻]第四
- 无线通信FPGA设计
- FPGA应用开发入门与典型+FPGA的开发流
- 基于Quartus II的数字系统Verilog HDL设计
- ddr3_test3_2019.5.rar
- Altium DesignerAltera FPGA原理图库与封装库
- 基于Xilinx FPGA的DDR3读写控制模块包含
- fpga cortexm3
- FPGA自学笔记--设计与验证
- Nios II那些事儿(Qsys)
- 手势识别源代码 + 说明文档
- dsi协议FPGA实现
- 数字信号源FPGA
- FPGA MC8051移植 100M频率计设计详细步骤
- VGA显示RGB彩条实验
- 基于Quartus II的FPGA/CPLD 设计扫描版PD
- 基于Quartus II的FPGA/CPLD数字系统设计
- fft_fpga技术ipcore资料集
- FPGA 做的100M 频率计
- 基于FPGA的实现一款简易电子密码锁
- 《the zynq book》基于含有 ARM® Cortex®
- ZC706开发板PCB
- XILINX DDR3 IP核使用教程完整版
- 黑金Sparten6开发板Verilog教程V1.6.pdf
- Vivado贪吃蛇游戏键盘+VGA
评论
共有 条评论