资源简介
Verilog开发的,MII接口的百兆以太网UDP代码
代码片段和文件信息
/**********************************************************************/
/* ____ ____ */
/* / /\/ / */
/* /___/ \ / */
/* \ \ \/ */
/* \ \ Copyright (c) 2003-2009 Xilinx Inc. */
/* / / All Right Reserved. */
/* /---/ /\ */
/* \ \ / \ */
/* \___\/\___\ */
/***********************************************************************/
/* This file is designed for use with ISim build 0x8ef4fb42 */
#define XSI_HIDE_SYMBOL_SPEC true
#include “xsi.h“
#include
#ifdef __GNUC__
#include
#else
#include
#define alloca _alloca
#endif
static int ng0[] = {5001047 0 0 0 0 0};
static int ng1[] = {1380794700 0 20047 0 0 0};
static int ng2[] = {1128354373 0 1330533471 0 68 0};
static const char *ng3 = “Attribute Syntax Error : The attribute CAPACITANCE on IBUFG instance %m is set to %s. Legal values for this attribute are DONT_CARE LOW or NORMAL.“;
static int ng4[] = {48 0};
static int ng5[] = {49 0};
static int ng6[] = {50 0};
static int ng7[] = {51 0};
static int ng8[] = {52 0};
static int ng9[] = {53 0};
static int ng10[] = {54 0};
static int ng11[] = {55 0};
static int ng12[] = {56 0};
static int ng13[] = {57 0};
static int ng14[] = {12592 0};
static int ng15[] = {12593 0};
static int ng16[] = {12594 0};
static int ng17[] = {12595 0};
static int ng18[] = {12596 0};
static int ng19[] = {12597 0};
static int ng20[] = {12598 0};
static const char *ng21 = “Attribute Syntax Error : The attribute IBUF_DELAY_VALUE on IBUFG instance %m is set to %s. Legal values for this attribute are 0 1 2 ... or 16.“;
static int ng22[] = {1095521093 0 70 0};
static int ng23[] = {1414681925 0 0 0};
static const char *ng24 = “Attribute Syntax Error : The attribute IBUF_LOW_PWR on IBUF instance %m is set to %s. Legal values for this attribute are TRUE or FALSE.“;
static void Gate_37_0(char *t0)
{
char *t1;
char *t2;
char *t3;
char *t4;
char *t5;
char *t6;
char *t7;
char *t8;
char *t9;
unsigned int t10;
unsigned int t11;
unsigned int t12;
unsigned int t13;
char *t14;
char *t15;
LAB0: t1 = (t0 + 1672U);
t2 = *((char **)t1);
if (t2 == 0)
goto LAB2;
LAB3: goto *t2;
LAB2: t2 = (t0 + 1012U);
t3 = *((char **)t2);
t2 = (t0 + 2056);
t4 = (t2 + 32U);
t5 = *((char **)t4);
t6 = (t5 + 40U);
t7 = *((char **)t6);
t8 = (t7 + 4);
t9 = (t3 + 4);
if (*((unsigned in
属性 大小 日期 时间 名称
----------- --------- ---------- ----- ----
文件 5676 2015-07-26 12:24 ethernet_mii_udp_1\123456_iprx.cdc
文件 7867 2015-08-02 17:30 ethernet_mii_udp_1\123456_mac_tx.cdc
文件 3004 2015-07-31 22:26 ethernet_mii_udp_1\123456_rgmii_tx.cdc
文件 6606 2014-09-04 17:35 ethernet_mii_udp_1\arp_2.v
文件 7134 2015-01-20 11:14 ethernet_mii_udp_1\chipscope.cdc
文件 193 2015-01-21 22:22 ethernet_mii_udp_1\chipscope_icon.asy
文件 375 2015-01-21 22:22 ethernet_mii_udp_1\chipscope_icon.constraints\chipscope_icon.ucf
文件 793 2015-01-21 22:22 ethernet_mii_udp_1\chipscope_icon.constraints\chipscope_icon.xdc
文件 1282 2015-01-21 22:23 ethernet_mii_udp_1\chipscope_icon.gise
文件 375 2015-01-21 22:22 ethernet_mii_udp_1\chipscope_icon.ncf
文件 31988 2015-04-20 14:17 ethernet_mii_udp_1\chipscope_icon.ngc
文件 375 2015-01-21 22:22 ethernet_mii_udp_1\chipscope_icon.ucf
文件 892 2015-04-20 14:17 ethernet_mii_udp_1\chipscope_icon.v
文件 1083 2015-01-21 22:22 ethernet_mii_udp_1\chipscope_icon.veo
文件 1667 2015-01-21 22:22 ethernet_mii_udp_1\chipscope_icon.xco
文件 793 2015-01-21 22:22 ethernet_mii_udp_1\chipscope_icon.xdc
文件 421 2015-01-21 22:23 ethernet_mii_udp_1\chipscope_icon_flist.txt
文件 1246 2015-01-21 22:23 ethernet_mii_udp_1\chipscope_icon_readme.txt
文件 3321 2015-01-21 22:22 ethernet_mii_udp_1\chipscope_icon_xmdf.tcl
文件 353 2015-01-21 22:26 ethernet_mii_udp_1\chipscope_ila.asy
文件 14677 2015-01-21 22:26 ethernet_mii_udp_1\chipscope_ila.cdc
文件 440 2015-01-21 22:26 ethernet_mii_udp_1\chipscope_ila.constraints\chipscope_ila.ucf
文件 477 2015-01-21 22:26 ethernet_mii_udp_1\chipscope_ila.constraints\chipscope_ila.xdc
文件 1279 2015-01-21 22:26 ethernet_mii_udp_1\chipscope_ila.gise
文件 384 2015-01-21 22:26 ethernet_mii_udp_1\chipscope_ila.ncf
文件 440 2015-01-21 22:26 ethernet_mii_udp_1\chipscope_ila.ucf
文件 946 2015-04-20 14:20 ethernet_mii_udp_1\chipscope_ila.v
文件 1139 2015-01-21 22:26 ethernet_mii_udp_1\chipscope_ila.veo
文件 4393 2015-01-21 22:23 ethernet_mii_udp_1\chipscope_ila.xco
文件 477 2015-01-21 22:26 ethernet_mii_udp_1\chipscope_ila.xdc
............此处省略654个文件信息
相关资源
- lvds_ctr_top 用verilog编写的LVDS接口驱动
- S02《Artix7修炼秘籍》MIG_DDR内存应用
- 多磨川绝对值编码器FPGA接口
- sata3.0协议及FPGA各模块实现
- fpga 中科院FPGA的课件!纯英文
- VHDLDesignandFPGAImplementationofLDPCDecode 一篇
- 基于XILINX FPGA的OFDM通信系统基带设计
- Xilinx Spartan-6 XC6SLX9的F
- 神经网络的FPGA实现
- FPGA在智能压力传感器系统中的应用设
- FPGA在智能压力传感器系统中的应用
- 基于FPGA的智能小车设计方案
- 基于FPGA的智能车牌定位识别系统设计
- 自由配置关键单元,FPGA打造独特驾驶
- 什么是FPGA?FPGA原理及特点解析
- 嵌入式系统中FPGA的被动串行配置方式
- CNN唯一开源FPGA实现
- 采用FPGA语音识别系统电路设计
- 基于FPGA的水声信号采集与存储系统设
- FPGA在语音存储与回放系统中的应用
- FPGA 设计当中的功耗问题
- 基于FPGA的UART通信接口电路设计
- 零基础学FPGA十二对于初学者一篇很不
- 基于门禁系统智能视频监控电路设计
- 基于FPGA的微流控芯片电泳控制系统设
- FPGA 串口通信RS232
- FPGA在多串口读数系统中的应用
- 基于多DSP与FPGA的实时图像处理系统设
- 基于 DSP Builder的FIR滤波器设计与实现
- 基于FPGA和CAN总线的智能矿井电流保护
评论
共有 条评论