资源简介
基于Verilog语言的电子秒表设计,使用的FPGA板为Cyclone IV E:EP4CE6E22C8
![](http://www.nz998.com/pic/51551.jpg)
代码片段和文件信息
属性 大小 日期 时间 名称
----------- --------- ---------- ----- ----
文件 222 2018-05-17 08:59 miao_biao\count4.v
文件 332 2018-05-17 09:03 miao_biao\cp_001s.v
文件 9240 2018-05-17 09:30 miao_biao\db\logic_util_heursitic.dat
文件 2363 2018-05-17 09:27 miao_biao\db\miao_biao.(0).cnf.cdb
文件 1195 2018-05-17 09:27 miao_biao\db\miao_biao.(0).cnf.hdb
文件 1003 2018-05-17 09:10 miao_biao\db\miao_biao.(1).cnf.cdb
文件 661 2018-05-17 09:10 miao_biao\db\miao_biao.(1).cnf.hdb
文件 750 2018-05-17 09:10 miao_biao\db\miao_biao.(2).cnf.cdb
文件 603 2018-05-17 09:10 miao_biao\db\miao_biao.(2).cnf.hdb
文件 2190 2018-05-17 09:10 miao_biao\db\miao_biao.(3).cnf.cdb
文件 1120 2018-05-17 09:10 miao_biao\db\miao_biao.(3).cnf.hdb
文件 1509 2018-05-17 09:10 miao_biao\db\miao_biao.(4).cnf.cdb
文件 1059 2018-05-17 09:10 miao_biao\db\miao_biao.(4).cnf.hdb
文件 3970 2018-05-17 09:10 miao_biao\db\miao_biao.(5).cnf.cdb
文件 1622 2018-05-17 09:10 miao_biao\db\miao_biao.(5).cnf.hdb
文件 2493 2018-05-17 09:30 miao_biao\db\miao_biao.asm.qmsg
文件 1384 2018-05-17 09:30 miao_biao\db\miao_biao.asm.rdb
文件 8598 2018-05-17 09:30 miao_biao\db\miao_biao.asm_labs.ddb
文件 91 2018-05-17 09:30 miao_biao\db\miao_biao.cbx.xml
文件 670 2018-05-17 09:30 miao_biao\db\miao_biao.cmp.bpm
文件 25834 2018-05-17 09:30 miao_biao\db\miao_biao.cmp.cdb
文件 13905 2018-05-17 09:30 miao_biao\db\miao_biao.cmp.hdb
文件 13032 2018-05-17 09:30 miao_biao\db\miao_biao.cmp.idb
文件 207 2018-05-17 09:30 miao_biao\db\miao_biao.cmp.kpt
文件 12275 2018-05-17 09:30 miao_biao\db\miao_biao.cmp.logdb
文件 19895 2018-05-17 09:30 miao_biao\db\miao_biao.cmp.rdb
文件 211 2018-05-17 09:30 miao_biao\db\miao_biao.cmp_merge.kpt
文件 746342 2018-05-17 09:30 miao_biao\db\miao_biao.cycloneive_io_sim_cache.45um_ff_1200mv_0c_fast.hsd
文件 745244 2018-05-17 09:30 miao_biao\db\miao_biao.cycloneive_io_sim_cache.45um_ss_1200mv_0c_slow.hsd
文件 740138 2018-05-17 09:30 miao_biao\db\miao_biao.cycloneive_io_sim_cache.45um_ss_1200mv_85c_slow.hsd
............此处省略91个文件信息
----------- --------- ---------- ----- ----
文件 222 2018-05-17 08:59 miao_biao\count4.v
文件 332 2018-05-17 09:03 miao_biao\cp_001s.v
文件 9240 2018-05-17 09:30 miao_biao\db\logic_util_heursitic.dat
文件 2363 2018-05-17 09:27 miao_biao\db\miao_biao.(0).cnf.cdb
文件 1195 2018-05-17 09:27 miao_biao\db\miao_biao.(0).cnf.hdb
文件 1003 2018-05-17 09:10 miao_biao\db\miao_biao.(1).cnf.cdb
文件 661 2018-05-17 09:10 miao_biao\db\miao_biao.(1).cnf.hdb
文件 750 2018-05-17 09:10 miao_biao\db\miao_biao.(2).cnf.cdb
文件 603 2018-05-17 09:10 miao_biao\db\miao_biao.(2).cnf.hdb
文件 2190 2018-05-17 09:10 miao_biao\db\miao_biao.(3).cnf.cdb
文件 1120 2018-05-17 09:10 miao_biao\db\miao_biao.(3).cnf.hdb
文件 1509 2018-05-17 09:10 miao_biao\db\miao_biao.(4).cnf.cdb
文件 1059 2018-05-17 09:10 miao_biao\db\miao_biao.(4).cnf.hdb
文件 3970 2018-05-17 09:10 miao_biao\db\miao_biao.(5).cnf.cdb
文件 1622 2018-05-17 09:10 miao_biao\db\miao_biao.(5).cnf.hdb
文件 2493 2018-05-17 09:30 miao_biao\db\miao_biao.asm.qmsg
文件 1384 2018-05-17 09:30 miao_biao\db\miao_biao.asm.rdb
文件 8598 2018-05-17 09:30 miao_biao\db\miao_biao.asm_labs.ddb
文件 91 2018-05-17 09:30 miao_biao\db\miao_biao.cbx.xm
文件 670 2018-05-17 09:30 miao_biao\db\miao_biao.cmp.bpm
文件 25834 2018-05-17 09:30 miao_biao\db\miao_biao.cmp.cdb
文件 13905 2018-05-17 09:30 miao_biao\db\miao_biao.cmp.hdb
文件 13032 2018-05-17 09:30 miao_biao\db\miao_biao.cmp.idb
文件 207 2018-05-17 09:30 miao_biao\db\miao_biao.cmp.kpt
文件 12275 2018-05-17 09:30 miao_biao\db\miao_biao.cmp.logdb
文件 19895 2018-05-17 09:30 miao_biao\db\miao_biao.cmp.rdb
文件 211 2018-05-17 09:30 miao_biao\db\miao_biao.cmp_merge.kpt
文件 746342 2018-05-17 09:30 miao_biao\db\miao_biao.cycloneive_io_sim_cache.45um_ff_1200mv_0c_fast.hsd
文件 745244 2018-05-17 09:30 miao_biao\db\miao_biao.cycloneive_io_sim_cache.45um_ss_1200mv_0c_slow.hsd
文件 740138 2018-05-17 09:30 miao_biao\db\miao_biao.cycloneive_io_sim_cache.45um_ss_1200mv_85c_slow.hsd
............此处省略91个文件信息
- 上一篇:chrome扩展及应用开发pdf
- 下一篇:MissileRouteFunc.zip
相关资源
- 基于MIPS指令集的32位CPU设计与Verilog语
- Verilog FPGA UART串口控制器
- gmsk调制在FPGA上实现
- 一个简单的verilog编写的DMA IP CORE,和
- 硬件课程设计—流水灯(quartus软件
- Verilog按键代码
- verilog的PCI源代码,非常详细,顶层模
- CPLD Verilog数字密码锁 源码
- verilog 实现任意分频方法
- DE2模拟的交通红绿灯
- SPI Master 的Verilog源代码
- 基于VGA的Flappy Bird的Verilog实现(源码
- 数字钟
- Verilog的135个经典设计
- verilog 4×4矩阵键盘
- Quartus EDA交通灯控制电路的设计实训报
- FPGA按键消抖
- 用Verilog语言写的CPLD和MCU通讯的SPI接口
- ARM9指令cache的verilog代码
- ddr_verilog
- FPGA实现单极性SPWM调制
- uart_tx.zip
- 基于Verilog的cordic反正切FPGA例程
- SystemVerilog验证测试平台编写指南(中
- 基于Verilog的交通灯设计EDA课程设计
- 数字信号处理的FPGA实现Verilog源码
- verilog硬件描述语言程序设计与实践教
- Ultraedit环境下配置verilog语法高亮的字
- 8 位cpu的verilog
- 中值滤波算法Quartus实现
评论
共有 条评论