资源简介
Verilog语言实现智能6层单电梯,在ISE平台下可直接运行的工程文件,调试通过并且有仿真

代码片段和文件信息
/**********************************************************************/
/* ____ ____ */
/* / /\/ / */
/* /___/ \ / */
/* \ \ \/ */
/* \ \ Copyright (c) 2003-2009 Xilinx Inc. */
/* / / All Right Reserved. */
/* /---/ /\ */
/* \ \ / \ */
/* \___\/\___\ */
/***********************************************************************/
/* This file is designed for use with ISim build 0xc3576ebc */
#define XSI_HIDE_SYMBOL_SPEC true
#include “xsi.h“
#include
#ifdef __GNUC__
#include
#else
#include
#define alloca _alloca
#endif
static const char *ng0 = “C:/Users/dt/elevator_controller.v“;
static unsigned int ng1[] = {0U 0U};
static int ng2[] = {0 0};
static unsigned int ng3[] = {32U 0U};
static int ng4[] = {5 0};
static int ng5[] = {1 0};
static unsigned int ng6[] = {1U 0U};
static int ng7[] = {2 0};
static int ng8[] = {3 0};
static int ng9[] = {4 0};
static unsigned int ng10[] = {2U 0U};
static unsigned int ng11[] = {4U 0U};
static unsigned int ng12[] = {8U 0U};
static unsigned int ng13[] = {16U 0U};
static unsigned int ng14[] = {64U 0U};
static void Cont_76_0(char *t0)
{
char t4[8];
char t22[8];
char *t1;
char *t2;
char *t3;
char *t5;
unsigned int t6;
unsigned int t7;
unsigned int t8;
unsigned int t9;
unsigned int t10;
char *t11;
char *t12;
char *t13;
unsigned int t14;
unsigned int t15;
unsigned int t16;
unsigned int t17;
unsigned int t18;
unsigned int t19;
unsigned int t20;
unsigned int t21;
unsigned int t23;
unsigned int t24;
unsigned int t25;
char *t26;
char *t27;
char *t28;
unsigned int t29;
unsigned int t30;
unsigned int t31;
unsigned int t32;
unsigned int t33;
unsigned int t34;
unsigned int t35;
char *t36;
char *t37;
unsigned int t38;
unsigned int t39;
unsigned int t40;
unsigned int t41;
unsigned int t42;
unsigned int t43;
unsigned int t44;
unsigned int t45;
int t46;
int t47;
unsigned int t48;
unsigned int t49;
unsigned int t50;
unsigned int t51;
unsigned int t52;
unsigned int t53;
char *t54;
char *t55;
char *t56;
char *t57;
char *t58;
unsigned int t59;
unsigned int t60;
char *t61;
unsigned int t62;
unsigned int t63;
char *t64;
unsigned int t65;
unsigned int t66;
char *t
属性 大小 日期 时间 名称
----------- --------- ---------- ----- ----
目录 0 2014-03-20 14:43 dt1初期终版+\
文件 6 2014-03-19 22:11 dt1初期终版+\.lso
文件 2345 2014-03-20 13:06 dt1初期终版+\display_decode.v
文件 976 2014-03-16 18:22 dt1初期终版+\display_decode_count.v
文件 394 2014-03-20 13:18 dt1初期终版+\dt.cfi
文件 20541 2014-03-20 14:22 dt1初期终版+\dt.gise
文件 199885 2014-03-20 13:18 dt1初期终版+\dt.mcs
文件 553 2014-03-20 13:18 dt1初期终版+\dt.prm
文件 202 2014-03-20 13:18 dt1初期终版+\dt.sig
文件 36630 2014-03-20 14:07 dt1初期终版+\dt.xise
文件 1264 2014-03-19 22:11 dt1初期终版+\elevator_controller.cmd_log
文件 6 2014-03-16 16:50 dt1初期终版+\elevator_controller.lso
文件 56256 2014-03-16 16:51 dt1初期终版+\elevator_controller.ngc
文件 90138 2014-03-16 16:50 dt1初期终版+\elevator_controller.ngr
文件 71 2014-03-19 22:11 dt1初期终版+\elevator_controller.prj
文件 1266 2014-03-19 22:11 dt1初期终版+\elevator_controller.stx
文件 23927 2014-03-16 16:51 dt1初期终版+\elevator_controller.syr
文件 786 2014-03-19 22:11 dt1初期终版+\elevator_controller.tfi
文件 17908 2014-03-20 13:07 dt1初期终版+\elevator_controller.v
文件 131 2014-03-19 22:11 dt1初期终版+\elevator_controller.xst
文件 9782 2014-03-16 18:25 dt1初期终版+\elevator_controller_envsettings.html
文件 5413 2014-03-16 18:25 dt1初期终版+\elevator_controller_summary.html
文件 14011 2014-03-16 16:51 dt1初期终版+\elevator_controller_xst.xrpt
文件 192 2014-03-16 19:05 dt1初期终版+\frequence_div.cmd_log
文件 137 2014-03-16 19:05 dt1初期终版+\frequence_div.tfi
文件 1087 2014-03-20 14:07 dt1初期终版+\frequence_div.v
文件 3709 2014-03-16 16:51 dt1初期终版+\frequence_div_summary.html
文件 1411 2014-03-20 14:03 dt1初期终版+\fuse.log
文件 367 2014-03-20 14:03 dt1初期终版+\fuse.xmsgs
文件 186 2014-03-20 14:03 dt1初期终版+\fuseRelaunch.cmd
文件 1477 2014-03-20 13:22 dt1初期终版+\impact.xsl
............此处省略253个文件信息
相关资源
- CVSNT 完整覆盖版防TortoiseCVS中文乱码
- ISE_14.7_license.lic
- 金蝶K3wise数据字典
- 基于MIPS指令集的32位CPU设计与Verilog语
- Verilog FPGA UART串口控制器
- gmsk调制在FPGA上实现
- 一个简单的verilog编写的DMA IP CORE,和
- 硬件课程设计—流水灯(quartus软件
- Verilog按键代码
- verilog的PCI源代码,非常详细,顶层模
- SSD4 exercise8答案
- CPLD Verilog数字密码锁 源码
- verilog 实现任意分频方法
- DE2模拟的交通红绿灯
- SPI Master 的Verilog源代码
- 基于VGA的Flappy Bird的Verilog实现(源码
- 数字钟
- Verilog的135个经典设计
- verilog 4×4矩阵键盘
- Quartus EDA交通灯控制电路的设计实训报
- FPGA按键消抖
- 用Verilog语言写的CPLD和MCU通讯的SPI接口
- ARM9指令cache的verilog代码
- IBM.Rational.Rose.Enterprise的license.upd
- Promise SuperTrak EX8350产品手册
- Promise SuperTrak EX8300产品手册
- SVN1.8.11中文语言包 TortoiseSVN-1.8.11.26
- Bioleaching of chalcopyrite and marmatite by m
- Investigation on the present situation of envi
- Visual Studio 2017企业版 Enterprise,专业版
评论
共有 条评论