资源简介
1 Verifi cation Guidelines ........................................................................... 1
1.1 The Verifi cation Process ................................................................ 2
1.1.1 Testing at Different Levels ............................................... 3
1.1.2 The Verifi cation Plan ........................................................ 4
1.2 The Verifi cation Methodology Manual .......................................... 4
1.3 Basic Testbench Functionality ....................................................... 5
1.4 Directed Testing ............................................................................. 5
1.5 Methodology Basics ...................................................................... 6
1.6 Constrained-Random Stimulus ...................................................... 8
1.7 What Should You Randomize? ...................................................... 9
1.7.1 Device and Environment Confi guration ........................... 9
1.7.2 Input Data ......................................................................... 10
1.7.3 Protocol Exceptions, Errors, and Violations .................... 10
1.7.4 Delays and Synchronization ............................................. 11
1.7.5 Parallel Random Testing .................................................. 11
1.8 Functional Coverage ...................................................................... 12
1.8.1 Feedback from Functional Coverage to Stimulus ............ 12
1.9 Testbench Components .................................................................. 13
1.10 Layered Testbench ......................................................................... 14
1.10.1 A Flat Testbench .............................................................. 14
1.10.2 The Signal and Command Layers .................................... 17
1.10.3 The Functional Layer ....................................................... 17
1.10.4 The Scenario Layer .........................
代码片段和文件信息
相关资源
- 基于MIPS指令集的32位CPU设计与Verilog语
- 基于FPGA的EEPROM读写系统
- 基于verilog的数字时钟设计
- dac8830的驱动程序,乒乓缓存
- 王金明:《Verilog HDL程序设计教程》及
- FPGA驱动DS18B20_Verilog
- FPGA_veriog_Quartus_DDS
- verilog 串口 无刷直流电机驱动 PWM
- verilog HDL实现双线性插值视频缩放
- DDS信号发生器
- cdcm6208_spi
- 基于Verilog的数字频率计的代码
- Verilog Ieee 1588
- Verilog实现电子密码锁设计
- Verilong HDL入门第三版夏宇闻
- Xilinx Basy2板子动态显示译码加计数器
- 卡尔曼滤波算法在FPGA中实现-Verilog代
- 好几种接口的verilog程序,包括caneth
- 锁相环pll工作原理及verilog代码
- verilog ieee 1364-2005 IEEE标准
- AD9851调试 Verilog代码
- 数字电路设计与VerilogHDL.pdf
- FPGA课程设计-硬件乐曲演奏Verilog HDL
- Verilog数字系统设计教程夏闻宇
- ad7606 verilog
- 简易CPU之verilog设计原创
- PM正交调制解调Verilog
- IEEE-1364-2001标准
- Verilog语言编写的流水线CPU
- 用verilog写得弹珠小游戏
评论
共有 条评论