资源简介
用XILINX的ISE2014.4开发的32位ALU。已经过仿真调试。
代码片段和文件信息
/**********************************************************************/
/* ____ ____ */
/* / /\/ / */
/* /___/ \ / */
/* \ \ \/ */
/* \ \ Copyright (c) 2003-2009 Xilinx Inc. */
/* / / All Right Reserved. */
/* /---/ /\ */
/* \ \ / \ */
/* \___\/\___\ */
/***********************************************************************/
/* This file is designed for use with ISim build 0x7708f090 */
#define XSI_HIDE_SYMBOL_SPEC true
#include “xsi.h“
#include
#ifdef __GNUC__
#include
#else
#include
#define alloca _alloca
#endif
static void Gate_29_0(char *t0)
{
char *t1;
char *t2;
char *t3;
char *t4;
char *t5;
char *t6;
char *t7;
char *t8;
char *t9;
LAB0: t1 = (t0 + 2368U);
t2 = *((char **)t1);
if (t2 == 0)
goto LAB2;
LAB3: goto *t2;
LAB2: t2 = (t0 + 1208U);
t3 = *((char **)t2);
t2 = (t0 + 2768);
t4 = (t2 + 56U);
t5 = *((char **)t4);
t6 = (t5 + 56U);
t7 = *((char **)t6);
xsi_vlog_notGate(t7 t3);
t8 = (t0 + 2768);
xsi_driver_vfirst_trans(t8 0 0);
t9 = (t0 + 2688);
*((int *)t9) = 1;
LAB1: return;
}
extern void unisims_ver_m_00000000000236260522_2449448540_init()
{
static char *pe[] = {(void *)Gate_29_0};
xsi_register_didat(“unisims_ver_m_00000000000236260522_2449448540“ “isim/ALU_ALU_sch_tb_isim_beh.exe.sim/unisims_ver/m_00000000000236260522_2449448540.didat“);
xsi_register_executes(pe);
}
相关资源
- FPGA实现AES256位加密算法和解密算法
- 12.1WISE 注册机
- VERILOG实现的4位 ALU 模块实现 5种运算
- VHDL全加器设计以及ALU设计报告+全代码
- ComponentOne Studio Enterprise v2018 注册码生
- Red_Hat_Enterprise_Linux-7-Performance_Tuning_
- ISE仿真教程
- 16bitALU-verilog
- Reprise-license9.0管理工具配置手册_flo
- SSD3 exercise6 的答案
- 自己编写的xilix ddr3 IP核用户接口ver
- FPGA_VHDL 自动售货机
- SharePoint Server 2016 Enterprise Key
- 计算机组成原理实验1-四位ALU算术逻辑
- 8位总线画法ALU 用Quartus II 软件绘制
- 卡耐基 SSD8答案(全 exam+qiuz+excerise)
- 卡耐基 SSD7答案(全 exam+qiuz+excerise)
- zw_ise_vivado_2014_2.zip
- Risk-Neutral Valuation-Pricing and Hedging of
- UCI 心脏病数据集heart-disease
- Evaluation.zip
- MindVision_Installer_Vise_for_Windows_v3.6 注册
- xilinx ise 14.7 破解license
- ISE13.3、13.4、14.1破解文件
- verilog编写的ALU
- ManageEngine_Patch_Manager_Plus_64bitStandardE
- Xilinx LDPC
- 基于XILINX FPGA的OFDM通信系统基带设计
- Experimental Study on Estimating Fertilizer Va
- Xilinx Spartan-6 XC6SLX9的F
评论
共有 条评论